This work develops automatic gain control (AGC) system based on a low power and low area mix mode for the front-end circuitry of a hearing aid. By incorporating a direct feedback method for the sigma-delta modulator output without a decimation filter, the proposed AGC system can reduce the chip area, latency and system power consumption. Additionally, an operational transconductance amplifier (OTA) based on an inverter structure of the CMOS transistor is developed to design a sigma-delta modulator in order to decrease system power consumption. Moreover, a novel algorithm is also developed by rectifying the output bit stream of the sigma-delta modulator to detect the average waveform of the proposed AGC system. The proposed AGC system is implemented using TSMC 0.18 μm CMOS technology with an IC chip area of 600×680 μm 2 . Furthermore, the system power consumption is 42.3 μW with a DC supply voltage of 1 V. Measurement results verify that the proposed system can implement an IC chip that capable of providing a digital output signal of 6 bits, which is feasible for hearing aid systems.
Introduction
Integrate Circuit (IC) design is moving toward lower power consumption, lower voltage, and miniaturized size, thus expanding its applications in biomedical equipment to the benefit of patients.
As hearing impaired individuals greatly vary in their range of auditory loss, a hearing aid system is designed with a tunable function to satisfy specific needs. In particular, a programmable automatic gain control (AGC) system is applied to such a tunable function. Importantly, low power dissipation of the hearing aid system is crucial to expanding the battery lifetime.
By using system on chip (SOC) technology, this work describes a novel mix mode AGC system that is highly adaptive to a hearing aid system. Amplitude of the proposed AGC input signal with a dB-linear function is controlled using a pseudo-exponential variable gain amplifier (VGA). By using a digital output signal of sigma-delta modulator as the feedback control without a loop filter, the proposed AGC system can reduce the system area as well as provide a programmable function. An average waveform detector is developed, capable of detecting the envelope of the VGA output signal from the digital signal of the sigma-delta modulator output. Moreover, the proposed AGC loop is modified in terms of its release and attack time by using a dual loop integrator. Finally, a mix mode AGC system is devised by using TSMC 0.18 μm CMOS technology with a chip area of 600×680 μm 
Design of Dual Loop AGC System
Figure 1 schematically depicts the proposed AGC system which consists of variable gain amplifier (VGA), sigmadelta modulator, average waveform detector, dual loop integrator and a DAC. The VGA has two input ports, i.e. one from the microphone with the other from the system gain control loop. Sigma-Delta modulator transfers the VGA output signal from an analogue signal to a digital bit signal. The digital output signal of the sigma-delta modulator splits into two paths, i.e. one providing the digital signal processer (DSP) of a hearing aid system the digital data, while the other constituting a feedback loop of the AGC system to control VGA gain. The average detector identifies the average envelope of the VGA output signal from digital output data of the sigma-delta modulator. By using a multiplexer and comparator, the 
Variable Gain Amplifier
Exponential gain control in an AGC loop with a dB-linear function is characterized by its ability to easily maintain a settling time that is independent of the input signal. However, designing an AGC system based on the current VLSI circuit approach is limited in that MOS transistors are designed to operate in saturation mode, which is a characteristic of the square law function. This work designs a novel VGA by applying an estimation method of a pseudo-exponential function developed earlier [1] - [3] and shown as Eq. (1).
( ) The proposed VGA circuit in Fig.2 is simulated using a Hspice circuit simulator. Figure 3 shows the simulation results, indicating that the control voltage V c and the VGA gain are exponentially related to the dB-linear function when V c ranges from 0.45V to 0.647V and the corresponding tunable gain ranges from -8.5dB to 25dB.
The Proposed Sigma-Delta Modulator
This work presents a novel 3 rd -order Sigma-Delta modulator based on the switched capacitor structure [4] since the idle tone in the output data of sigma-delta modulator has fewer defects than that of the other order sigma-delta modulator. Figure 4 shows the circuit diagram of the proposed 3 rd -order sigma-delta modulator that consists of a one-bit quantizer and three integrators made by a switched-capacitor.
To achieve the low power requirement, this work applies a dynamic structure to design a one-bit quantizer since it only consumes dynamic power. Also, each integrator is controlled using an additional latch at the comparator output to reduce the relaxation time of the sigma-delta modulator.
Each integrator consists of charge and discharge capacitors, an operational transconductance amplifier (OTA) and MOS switches, respectively. This work develops a novel OTA based on the structure of a CMOS inverter to decrease the area of the equipment. The clock phase of the system is divided into two timing group to control the system operation. During the phases φ 1 , φ 1a on and φ 2 , φ 2a off, the charge transfers from the input signal (V i+ and V i-) to C 1 while other capacitors transfer the charge to the ground. During the other periods of phase φ 1 , φ 1a off and phase φ 2 , φ 2a on, the charge transfers between each capacitor.
Phase φ 1 and φ 2 are non-overlapping clocks that comprise NOR gates and inverters chain. Phases φ 1a and φ 2a which are made by the bottom-plate sampling approach [5] , are designed to get behind the phase φ 1 and φ 2 slightly in order to reduce charge injection noise. 
Bit-Stream Rectifier
A bit-stream rectifier is developed to rectify the average envelope of analogue AGC output signal from the digital output data of the sigma-delta modulator. The proposed system is based on the following three observations by checking the analogue input and digital output data of the proposed sigma-delta modulator. In the proposed bit-stream rectifier, a sinc filter is applied to filter the aliasing noise and lower the clock frequency of the system from 2.56 MHz to 10 kHz. Also, a high frequency component of the signal is filtered using a low pass filter (LPF), which is connected to the sinc filter. 
Simulation of the Proposed AGC System
The proposed AGC system is simulated using a Hsim simulator tool. The input signals of the AGC have a sinusoidal waveform of 250 Hz and 10k Hz with a sudden increment of 25 dB that corresponds to the amplitude levels ranging from 5.6mV to 100mV.The sound pressure level (SPL) ranges from 88dB SPL to 113dB SPL. Figure  6 summarizes the simulation results, indicating that the release and attack time of the proposed system are about 51ms and 3.2ms, respectively, which is applicable to the human ear. Notably, the total power consumption of the proposed AGC system is 42.3 μW.
Chip Implementation and Measurement
The proposed AGC system is fabricated using TSMC 0.18 μm CMOS technology. Figure 7 displays the chip layout of the proposed system, which is divided into analogue and digital portions. The remaining area, which is filled with a PMOS capacitor, is acts as a decoupling capacitor connected to the power plane. The chip area is 600×680 μm 2 . Figure 8 depicts the diagram of the measurement setup of the implemented AGC chip. Five Agilent E3610B power supplies are applied to provide the chip operating voltage with various DC voltages of 0.5V common-mode voltage, reference voltage of 0.15 V, 1V analogue and digital voltage. Two Agilent 33250A waveform generators generate 0.15V 5.625 kHz sinusoidal input signal and 1 V 2.56 MHz system operation clock, respectively. Notably, the digital output signal of the implemented system chip is received using an Agilent 16702B logic analyzer. Figure 9 presents the measurement digital output data of the proposed AGC chip, indicating that the implemented IC chip provides a 6 bit digital signal to the following DSP system.
Conclusion
By integrating an analogue (VGA) and a digital system (sigma delta modulator), this work describes a mix mode dual loop AGC that is characterized by low-power consumption and low-area requirement for hearing aid system. Analytical results indicate that a single loop 3 rd -order sigma delta modulator reduces the power consumption and the chip area of the proposed AGC system since it is made by CMOS inverter OTA operating accompanied by a weak inversion procedure. Importantly, automatically controlling the dual loop integrator can transform the proposed AGC system into a wide-or narrow-band loop. The release time is around 51ms for a narrow-band loop, whereas the attack time is approximately 3.2ms for a wide-band loop. The proposed AGC system is fabricated based on TSMC 0.18 μm CMOS technology with an area of 600×680 μm 2 . While operating at DC 1 V, the implemented chip has a total power consumption is 42. 
